16-channel High Voltage analog switch IC

ECN3297TF Product Specification

Rev.5

ECN3297 is 16-channel High Voltage analog switching IC with bleed resistors on which latch-up free is realized by dielectric isolation technology.

High voltage and low ON-resistance MOS switches are used as output devices controlled by a 3.3V or 5V signal. The ECN3297 is most suited to Ultrasound Imaging applications.

Functions

- * High voltage and low on-resistance MOS switches integrated.
- * 16bit shift resister integrated.
- * Integrated bleed resistors on the outputs.
- * Integrated clamping diodes for overvoltage protection positive overshoot.

Features

- * Switch on-resistance: 19 Ω typ. (VPP=100V,VNN=-100V,ISIG=5mA, 25°C)
- * Switch breakdown voltage: 220V
- * Latch-up free CMOS and High-Voltage drive circuit.
- * Power up/down sequence of power supply is free.
- * 48-pin TQFP Package (RoHS compliant)




Fig.1 Block diagram

IC-SP-12006 R5

1. General

This Specification shall be applied to the following semiconductor integrated circuit.

1) Parts name: ECN3297TF

2) Application : Ultrasound imaging scanner and others

3) Structure : Monolithic IC 4) Package : TQFP48

2. Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Terminal	Values	Unit	Note
1	Logic power supply voltage	VDD	VDD	-0.5 to +7.0	V	Ta=25°C
2	VPP-VNN supply voltage	-	VPP, VNN	220	V	Ta=25°C
3	VPP Positive high voltage supply	VPP	VPP	-0.5 to VNN+200	V	Ta=25°C
4	VNN negative high voltage supply	VNN	VNN	-200 to +0.5	V	Ta=25°C
5	Logic input voltages	VDD	DIN, CLK, CL, LE	-0.5 to VDD+0.3	V	Ta=25°C
6	Analog signal range	-	SW0 to SW15	VNN to VPP	V	Ta=25°C
7	Operating junction temperature	Tjop	-	-20 to +125	°C	
8	Storage temperature	Tstg	-	-55 to +150	°C	
9	Power dissipation	Pw	-	1.0	W	TQFP48 Ta=70°C

3. Electrical Characteristics

3.1 DC Characteristics

Table 2 DC Characteristics Ta=25°C VDD=5V

No. Items		1 6	ible Z D	C Cilaia	Cleristics		1a=25 C VDD=5V				
Min Typ Max Min Min Typ Max Min Mi	No	ltems	Symbol		Spec		Unit	Tost o	onditions		
1 Small signal switch on resistance RoNS - 17 27 - 19 27 - 15 24 - 15 24 - 15 25 - 15 25 - 15 25 - 15 25 - 15 25 - 15 25 - 15 25 - 15 25 - 15 25 -	140.	пошо	Cyrribol	Min	Тур	Max	Offic	1630 0	oridition is		
Small signal switch on resistance RONS -				_	24	38		I SIG=5mA	VPP=40V,		
Pesistance Pont				_	17	27		ISIG=200mA	VNN=-160V		
Pesistance	1		PONS	-	19	27		ISIG=5mA	VPP=100V,		
Small signal switch on classificance matching ARONS - 5 20 % SIG=200mA VNN=-40V VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V SW=5mA SIG=200mA VNN=-100V VPP=100V VPP=100V VNN=-100V VNN=-100	'	resistance	KONS	ı	15	24	22	ISIG=200mA	VNN=-100V		
2 Small signal switch on resistance matching 3 large signal switch on resistance matching 3 large signal switch on resistance 4 Value of output bleed resistance 5 Switch off leakage per switch 6 DC offset switch (off) 7 DC offset switch (on) 8 Positive HV supply current 10 Positive HV supply current 11 Negative HV supply 11 NNQ2 12 IPP Supply current 12 IPP Supply current 13 INN Supply current 14 Logic supply average current 15 Logic supply quiescent 15 Logic supply quiescent 16 Data out source current 17 SQUE SARON SPE-100V (VPP=100V VNN=-100V VPP=100V VNN=-40V VNN=-40V VNN=-40V VNN=-40V VNN=-40V				ı	19	25		ISIG=5mA	VPP=160V,		
Positive HV supply current IPPQ2				_	15	25		ISIG=200mA	VNN=-40V		
Ronk Fesistance Ronk Fesistance Ronk Fesistance Ronk Fesistance Ronk Fesistance Ronk Fesistance Ronk	2	_	ΔRONS	ı	5	20	%				
Final Part Fi	3		RONL	-	16	_	Ω		I SIG=1A		
Solitich Solitich	4		RINT	20	35	50	kΩ		to RGND		
7 DC offset switch (on) DCON - 10 100 mV No load 8 Positive HV supply current IPPQ1 - 10 50 μA All SWs off 9 Negative HV supply current IPPQ2 - 10 50 μA All SWs off 10 Positive HV supply current IPPQ2 - 10 50 μA All SWs on, ISW=5mA 11 Negative HV supply current INNQ2 - -10 -50 μA All SWs on, ISW=5mA 12 IPP Supply current IPP - - 7.0	5		ISOL	_	1.0	10	μА)V,		
8 Positive HV supply current IPPQ1 - 10 50 μA All SWs off 9 Negative HV supply current INNQ1 - -10 -50 μA All SWs off 10 Positive HV supply current IPPQ2 - 10 50 μA All SWs on, ISW=5mA 11 Negative HV supply current INNQ2 - -10 -50 μA All SWs on, ISW=5mA 12 IPP Supply current IPP - - 7.0	6	DC offset switch (off)	DCOFF	-	10	100	mV	No load			
9 Negative HV supply current INNQ110 -50 μA All SWs off 10 Positive HV supply current IPPQ2 - 10 50 μA All SWs on, ISW=5mA 11 Negative HV supply current INNQ210 -50 μA All SWs on, ISW=5mA 12 IPP Supply current IPP7.0 13 INN Supply current INN 14 Logic supply average current IDD 8.0 15 Logic supply quiescent current IDDQ 10 μA 16 Data out source current ISOR 0.45 0.70 - mA 17 All SWs on, ISW=5mA FOR PP=40V VNN=-160V V	7	DC offset switch (on)	DCON	-	10	100	mV	No load			
Solution Solution	8	Positive HV supply current	IPPQ1	_	10	50	μА	All SWs off			
11 Negative HV supply current INNQ2 - -10 -50 μA All SWs on, ISW=5mA	9		INNQ1	-	-10	-50	μА	All SWs off			
12 IPP Supply current IPP 7.0 TO TO TO TO TO TO TO T	10	Positive HV supply current	IPPQ2	_	10	50	μΑ	All SWs on, ISW=5mA			
12 IPP Supply current IPP - -	11		INNQ2	-	-10	-50	μА	All SWs on,	ISW=5mA		
12 IPP Supply current IPP - - 7.0 mA VPP=100V Switching frequency without load				_	_	7.0		VNN=-160V			
13 INN Supply current INN - - 8.0 VPP=160V without load VNN=-40V VNN=-40V VNN=-160V VPP=100V VNN=-100V VPP=160V VNN=-100V VPP=160V VNN=-40V VPP=160V VNN=-100V	12	IPP Supply current	IPP	_	_	7.0	mA	VNN=-100V	switching		
13 INN Supply current INN				-	-	8.0		VNN=-40V			
13 INN Supply current INN				_	_	7.0		VNN=-160V			
8.0 VPP=160V without load 14 Logic supply average current IDD 4.0 mA fCLK=5MHz,VDD=5.0V 15 Logic supply quiescent current IDDQ 10 μA 16 Data out source current ISOR 0.45 0.70 - mA VOUT=VDD-0.7V	13	INN Supply current	INN	-	-	7.0	mA	VNN=-100V	switching		
15 Logic supply quiescent current IDDQ 10 μA 16 Data out source current ISOR 0.45 0.70 - mA VOUT=VDD-0.7V				_	_	8.0					
15 current IDDQ 10 μA 16 Data out source current ISOR 0.45 0.70 - mA VOUT=VDD-0.7V	14	Logic supply average current	IDD	_	_	4.0	mA	fCLK=5MHz,V	/DD=5.0V		
	15		IDDQ	_	_	10	μА				
17 Data out sink current ISINK 0.45 0.70 - mA VOUT=0.7V	16	Data out source current	ISOR	0.45	0.70	_	mA	VOUT=VDD-	0.7V		
	17	Data out sink current	ISINK	0.45	0.70	_	mA	VOUT=0.7V			

3.2 AC Characteristics

Table 3 AC Characteristics

Ta=25°C VDD=5V

No.	Items	Symbol		Spec		Unit	Test conditions
INO.	items	Symbol	Min	Тур	Max	Offic	rest conditions
1	SW Turn on time	tON	_	_	5.0	μS	VSIG=VPP-10V, RL=10kΩ
2	SW Turn off time	tOFF	_	_	5.0	μS	VSIG=VPP-10V, RL=10kΩ
3	Clock froquency	fCLK	_	_	30	MHz	50% duty cycle, fData=fCLK/2 VDD= 5.0V
3	Clock frequency	ICLK	_	_	20	MHz	50% duty cycle, fData=fCLK/2 VDD=3.3V
4	Clock delay time to data out	tDO	16	_	55	ns	DOUT terminal,VDD=3.3V
			12	_	42	ns	DOUT terminal,VDD=5.0V
		+VSPK	_	_	150		VPP=40V, VNN=-160V,
		-VSPK	_	_	-150		RL=50Ω
5	Output voltage spike	+VSPK	_	_	150	mV	VPP=100V, VNN=-100V,
5	Output voltage spike	-VSPK	_	_	-150	IIIV	RL=50Ω
		+VSPK	_	-	150		VPP=160V, VNN=-40V,
		-VSPK	ı	ı	-150		RL=50Ω

Table 4 AC Characteristics (for reference purpose only) Ta=25°C VDD=5V

No	Itomo	Symbol		Spec		Unit	Condition			
No.	Items	Symbol	Min	Тур	Max	Oill	Condition			
1	Off capacitance SW to GND	CSG (off)	_	6	_	pF	0V, 1MHz			
2	On Capacitance SW to GND	CSG (on)	_	15	_	pF	0V, 1MHz			
3	SW off isolation	KO	-30	-33	_	dB	fsw=5MHz, 1kΩ//15pF load			
٥	SVV OII ISOIALIOII	KO -	-54	-60		dB	fsw=5MHz, 50Ω load			
4	SW Crosstalk	KCR	-54	-60	_	dB	fsw=5MHz, 50Ω load			

Note: These items are not tested when shipped.

4. Recommended Operating Conditions

Please operate in use within the limit of recommended operating conditions detailed in Table 5.

Table 5 Recommended Operating Conditions

No	Items	Symbol	Recommended Value
1	Logic power supply voltage	VDD	3.0V to 5.5V
2	Positive high voltage supply	VPP	40V to 160V
3	Negative high voltage supply	VNN	-160V to 0V
4	VPP-VNN supply voltage	-	40V to 200V
5	High-level input voltage	VIH	0.9VDD to VDD
6	Low-level input voltage	VIL	0V to 0.1VDD
7	Analog signal voltage peak to peak	VSIG	VNN to VPP
8	Operating free air-temperature	Та	0°C to 70°C
9	Switching frequency	Fsw	50kHz max, Duty Cycle=50%
10	Set up time for \overline{LE}	TSD	Min.60ns
11	Pulse width of LE	TWLE	Min.40ns
12	Time width of CL	TWCL	Min.40ns
13	Set up time DATA to Clock	TSU	Min.10ns
14	Hold time DATA from Clock	Th	Min.10ns
15	Maximum VSIG Slew Rate	dV/dt	Max.30V/ns

Attention;

- 1) Power up/down sequence of power supply is arbitrary except GND terminal of IC must be powered-up first and powered-down last.
- 2) It is indispensable to make there are not to exceed a maximum rated voltage by the occurrence of the excessive voltage in case of investing and cutting of the power supply.

5. Test Circuit




Fig. 2 Test Circuit

6. Timing Waveforms




Fig. 3 Timing Waveforms

<u>Note</u>

- 1. Serial data is clocked in on the rising edge of CLK.
- 2. The switches go to a state retaining their present condition on the rising edge of LE.




Fig. 4 LATCH ENABLE Timing waveform

IC-SP-12006 R5

7. Truth Table

Table 6 Truth table

D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Τ							L	Ш		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			ш					L	Ш				OFF				
			Η					L	Ш				ON				
				L				L	L					OFF			
				Η				L	L					ON			
					L			L	Ш						OFF		
					Η			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	L			HOLD	PREV	IOUS S	STATE		
Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

D8	D9	D10	D11	D12	D13	D14	D15	LE	CL	SW8	SW9	SW10	SW11	SW12	SW13	SW14	SW15
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	┙			OFF					
		Τ						L	Ш			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Н	L			HOLD	PREV	IOUS S	STATE		
Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

X = Don't care

- Note
 1. The 16 Switches operate independently.
- 2. When $\overline{\text{LE}}$ is low, the shift register data flows through the latch.
- Shift register clocking has no effect on the switch states if LE is high.
 When switch 15 is ON, DOUT is high.
- 5. The clear input overrides all other inputs.

8. Pin Configuration


ECN3297TF TQFP48 (48Pin TQFP)

Table7. Pin Configuration

		e7. Pin Configuration	1
Pin	Name	Functions	Note
1	N/C	No connection.	*1
2	N/C	No connection.	*1
3	SW4B	Analog Switch 4	
4	SW4A	Analog Switch 4	
5	SW3B	Analog Switch 3	
6	SW3A	Analog Switch 3	
7	SW2B	Analog Switch 2	
8	SW2A	Analog Switch 2	
9	SW1B	Analog Switch 1	
10	SW1A	Analog Switch 1	
11	SW0B	Analog Switch 0	
12	SW0A	Analog Switch 0	
13	VNN	Negative High Voltage Supply.	*2
14	N/C	No connection.	*1
15	VPP	Positive High Voltage Supply.	*2
16	N/C	No connection.	*1
17	GND	Ground	
18	VDD	Logic Supply Voltage	
19	DIN	Serial Data Input	
20	CLK	Serial Clock Input	
21	<u>LE</u>	Latch-Enable Input	
22	CLR	Latch-Clear Input	
23	DOUT	Serial Data Output	
24	RGND	Ground. Connect to Bleed Resister.	*3
25	SW15B	Analog Switch 15	
26	SW15A	Analog Switch 15	
27	SW14B	Analog Switch 14	
28	SW14A	Analog Switch 14	
29	SW13B	Analog Switch 13	
30	SW13A	Analog Switch 13	
31	SW12B	Analog Switch 12	
32	SW12A	Analog Switch 12	
33	SW11B	Analog Switch 11	
34	SW11A	Analog Switch 11	
35	N/C	No connection.	*1
36	N/C	No connection.	*1
37	SW10B	Analog Switch 10	
38	SW10A	Analog Switch 10	
39	SW9B	Analog Switch 9	
40	SW9A	Analog Switch 9	
41	SW8B	Analog Switch 8	
42	SW8A	Analog Switch 8	
43	SW7B	Analog Switch 7	
44	SW7A	Analog Switch 7	
45	SW6B	Analog Switch 6	
46	SW6A	Analog Switch 6	
47	SW5B	Analog Switch 5	
48	SW5A	Analog Switch 5	
	NOT		


Note 1. NOT connected on chip internal.

- High voltage supply.
 Connected all analog switches with bleed resistor on chip internal.




9. Package Outline

Units : mm



10. Marking spec



Lot numbering rule

(a) :Year code (Least significant digit of Assembled year (A.D.))


(b) :Month code (Refer to following table.)

Month	1	2	3	4	5	6	7	8	9	10	11	12
Month code	Α	В	С	D	E	К	L	М	N	х	Υ	Z

(c),(d),(e) :Serial number within year/month code

11 Packing Form

Packaging details are as shown below.



12 Inspection

Hundred percent inspections shall be conducted on electric characteristics.

13. Precautions for use

13.1 Countermeasures against Electrostatic Discharge (ESD)

- (a) Customers need to take precautions to protect ICs from electrostatic discharge (ESD). The material of the container or any other device used to carry ICs should be free from ESD, which can be caused by vibration during transportation. Use of electrically conductive containers is recommended as an effective countermeasure.
- (b) Everything that touches ICs, such as the work platform, machine, measuring equipment, and test equipment, should be grounded.
- (c) Workers should be high-impedance grounded ($100k\Omega$ to $1M\Omega$) while working with ICs, to avoid damaging the ICs by ESD.
- (d) Friction with other materials, such as high polymers, should be avoided.
- (e) When carrying a PCB with a mounted IC, ensure that the electric potential is maintained at a constant level using the short-circuit terminals and that there is no vibration or friction.
- (f) The humidity at an assembly line where ICs are mounted on circuit boards should be kept around 45 to 75 percent using humidifiers or such. If the humidity cannot be controlled effectively, using ionized air blowers (ionizers) is effective.

13.2 Output Short-Circuit Protection

A short circuit (ex. load short) could damage this IC (the product of Hitachi Power Semiconductor Device, hereinafter called "HPSD's IC"). External protection is needed to prevent HPSD's IC breakdown.

13.3 Maximum ratings

Regardless of changes in external conditions during use HPSD's IC, the "maximum ratings" described in this document should never be exceeded when designing electronic circuits that employ HPSD's IC. If maximum ratings are exceeded, HPSD's IC may be damaged or destroyed. In no event shall Hitachi Power Semiconductor Device (hereinafter called "HPSD") be liable for any failure in HPSD's IC or any secondary damage resulting from use at a value exceeding the maximum ratings.

13.4 Derating Design

Continuous high-load operation (high temperatures, high voltages, large currents) should be avoided and derating design should be applied, even within the ranges of the maximum ratings, to ensure reliability.

13.5 Safe Design

The HPSD's IC may fail due to accidents or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy and measures to prevent misuse, in order to avoid extensive damage in the event of a failure.

13.6 Application

If HPSD's IC is applied to the following uses where high reliability is required, obtain the document of permission from HPSD in advance.

· Automobile, Train, Vessel, etc.

Do not apply HPSD's IC to the following uses where extremely high reliability is required.

• Nuclear power control system, Aerospace instrument, Life-support-related medical equipment, etc.

13.7 Soldering

Lead-free solder is used for coating pins and the tab of this IC. Refer to Instructions for Use of Hitachi High-Voltage Monolithic ICs" for soldering conditions.

13.8 Others

See "Instructions for Use of Hitachi High-Voltage Monolithic ICs" for other precautions and instructions on how to deal with these kinds of products.



14. Usage

- (1) HPSD warrants that the HPSD products have the specified performance according to the respective specifications at the time of its sale. Testing and other quality control techniques of the HPSD products by HPSD are utilized to the extent HPSD needs to meet the specifications described in this document. Not every device of the HPSD products is specifically tested on all parameters, except those mandated by relevant laws and/or regulations.
- (2) Following any claim regarding the failure of a product to meet the performance described in this document made within one month of product delivery, all the products in relevant lot(s) shall be re-tested and re-delivered. The HPSD products delivered more than one month before such a claim shall not be counted for such response.
- (3) HPSD assumes no obligation nor makes any promise of compensation for any fault which should be found in a customer's goods incorporating the products in the market. If a product failure occurs for reasons obviously attributable to HPSD and a claim is made within six months of product delivery, HPSD shall offer free replacement or payment of compensation. The maximum compensation shall be the amount paid for the products, and HPSD shall not assume responsibility for any other compensation.
- (4) HPSD reserves the right to make changes in this document and to discontinue mass production of the relevant products without notice. Customers are advised to confirm specification of the product of inquiry before purchasing of the products that the customer desired. Customers are further advised to confirm before purchasing of such above products that the product of inquiry is the latest version and that the relevant product is in mass production status if the purchasing of the products by the customer is suspended for one year or more.
- (5) When you dispose of HPSD products and/or packing materials, comply with the laws and regulations of each country and/or local government. Conduct careful preliminary studies about environmental laws applying to your products such as RoHS, REACH. HPSD shall not assume responsibility for compensation due to contravention of laws and/or regulations.
- (6) HPSD shall not be held liable in any way for damages and infringement of patent rights, copyright or other intellectual property rights arising from or related to the use of the information, products, and circuits in this document.
- (7) No license is granted by this document of any patents, copyright or other intellectual property rights of any third party or of HPSD.
- (8) This document may not be reprinted, reproduced or duplicated, in any form, in whole or in part without the express written permission of HPSD.
- (9) You shall not use the HPSD products (technologies) described in this document and any other products (technologies) manufactured or developed by using them (hereinafter called "END Products") or supply the HPSD products (technologies) and END Products for the purpose of disturbing international peace and safety, including (i) the design, development, production, stockpiling or any use of weapons of mass destruction such as nuclear, chemical or biological weapons or missiles, (ii) the other military activities, or (iii) any use supporting these activities. You shall not sell, export, dispose of, license, rent, transfer, disclose or otherwise provide the HPSD products (technologies) and END Products to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above.

 When exporting, re-export transshipping or otherwise transferring the HPSD products (technologies) and END Products, all necessary procedures are to be taken in accordance with Foreign Exchange and Foreign Trade Act (Foreign Exchange Act) of Japan, Export Administration Regulations (EAR) of US, and any other applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdictions over the parties or transaction.



◆Appendix-Supplementary Data

Please read below contents before using this product.

Function Discription

1. Bleed resistor

ECN3297TF feature integrated $35k\Omega$ bleed resistor to discharge capacitive Loads such as piezoelectric transducers. Each analog switch terminal is coneccted RGND with a bleed resistor.

2. Overvoltage Protection

ECN3297TF feature clamping diodes to protect circuit against the overvoltage exceed VPP or VNN. ALL analog switches connect VPP and VNN terminals with clamping diode. Normaly, switch input voltage must not exceed VNN and VPP, and maximum current flows through the clamping diode should be less than 1A.

3. Power supply seaquence

ECN3297TF doesn't require special sequencing of the VPP, VNN, and VDD supply voltages. However, logic state is unsettled when power-up. After power-up, please refer to the truth table (Page.7 Table.7) and set the data of shift register.

Precautions for Safe Use and Notices

If semiconductor devices are handled inappropriate manner, failures may result. For this reason, be sure to read "Precaution for Use" before use.



This mark indicates an item about which caution is required.



CAUTION

This mark indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury and damage to property.



CAUTION

- (1) Regardless of changes in external conditions during use "absolute maximum ratings" should never be exceed in designing electronic circuits that employ semiconductors. In the case of pulse use, furthermore,"safe operating area (SOA)"precautions should be observed.
- (2) Semiconductor devices may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure.
- (3) In cases where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment), safety should be ensured by using semiconductor devices that feature assured safety or by means of user's fail-safe precautions or other arrangement. Or consult Hitachi's sales department staff.
 - (If a semiconductor devices fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst)

NOTICES

- 1. This Data sheet contains the specifications, characteristics (in figures and tables), dimensions and handling notes concerning power semiconductor products (hereinafter called "products") to aid in the selection of suitable products.
- 2. The specifications and dimensions, etc. stated in this Data sheet are subject to change without prior notice to improve products characteristics. Before ordering, purchasers are advised to contact Hitachi's sales department for the latest version of this Data sheet and specifications.
- 3. In no event shall Hitachi be liable for any damage that may result from an accident or any other cause during operation of the user's units according to this Data sheet. Hitachi assumes to responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in this Data sheet.
- 4. In no event shall Hitachi be liable for any failure in a semiconductor device or any secondary damage resulting from use at a value exceeding the absolute maximum rating.
- 5. No license is granted by this Data sheet under any patents or other rights of any third party or Hitachi, Ltd.
- 6. This Data sheet may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of Hitachi, Ltd.
- 7. The products (technologies) described in this Data sheet are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting these products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.